Abstract-Continued research into the development of III-V high-electron mobility transistors (HEMTs), specifically the minimization of the device gate length, has yielded the fastest performance reported for any three terminal devices to date. In addition, more recent research has begun to focus on reducing the parasitic device elements such as access resistance and gate fringing capacitance, which become crucial for short gate length device performance maximization. Adopting a self-aligned T-gate architecture is one method used to reduce parasitic device access resistance, but at the cost of increasing parasitic gate fringing capacitances. As the device gate length is then reduced, the benefits of the self-aligned gate process come into question, as at these ultrashort-gate dimensions, the magnitude of the static fringing capacitances will have a greater impact on performance. To better understand the influence of these issues on the dc and RF performance of short gate length InP pHEMTs, the authors present a comparison between In 0.7 Ga 0.3 As channel 50-nm selfaligned and "standard" T-gate devices. Figures of merit for these devices include transconductance greater than 1.9 S/mm, drive current in the range 1.4 A/mm, and f T up to 490 GHz. Simulation of the parasitic capacitances associated with the self-aligned gate structure then leads a discussion concerning the realistic benefits of incorporating the self-aligned gate process into a sub-50-nm HEMT system.
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I. INTRODUCTION
T HE CONTINUOUS demand for increased performance from modern microwave/millimeter integrated circuit (MMIC) applications has led to extensive research dedicated to the development of the transistor technology inherent to MMIC design. The high-electron mobility transistor (HEMT) provides a route to the realization of high-frequency response and lownoise applications and hence plays a lead role in modern MMIC technology. By adopting a III-V based material system and, in particular, by including a high-indium-content InGaAs channel layer, higher electron saturation velocities result in higher frequency performance. This combined with advanced lithography techniques, allowing the minimization of the device gate length and reducing carrier transit times, also improves the device frequency performance dramatically. These techniques have led to the realization of the fastest three terminal devices to date [1] .
Beyond the material and lithographic issues that require attention for high-speed device realization, extrinsic device elements such as access resistance and fringing capacitance are found to impact on device performance, restricting the potential performance of the short gate length system [2] . Also, for shorter gate length devices (∼100 nm and below), effort must be made to appropriately scale the device geometry to ensure efficient operation and reduce short-channel effects [3] . More recently, this has been combined with intricate fabrication techniques in an effort to suppress the deteriorative effects of parasitic elements on the well-scaled short gate length system [4] .
The self-aligned T-gate process, successfully adopted into a short gate length HEMT process by Nguyen et al. [5] , allows for a reduction in the device access resistance by reducing the physical separation between the metallized ohmic contacts and the intrinsic gate region. Conversely, by bringing the ohmic contacts in closer proximity to the gate, the magnitude of the gate fringing capacitance will be larger with the self-aligned architecture than with a "standard" device geometry. A tradeoff therefore exists with the self-aligned gate process dependent on the increased performance achieved through access resistance reduction, compared with the deterioration in performance that results from increased fringing capacitance for a particular gatelength node.
For this paper, the characteristics and performance of 50-nm self-aligned and standard T-gate InP pHEMT devices are compared. Both of these device types are realized using our InP double delta doped (DDD) material and nonalloyed ohmic contact methodologies that provide very high device performance and good device uniformity at the 50-nm node [6] .
II. METHODOLOGY
The material layers used for this paper are presented in profile vertically through the structure and hence favoring better vertical conduction through the layers [7] , [8] . This is demonstrated in Fig. 2 , which shows the conduction band and carrier concentration profiles through the active layers as generated by Poisson-Schrödinger simulation. The effect of introducing the additional doping is seen in the reduction of the effective potential barrier at the cap and barrier layer interface. Similarly, the region below the gate, i.e., after recess etching, is simulated and is shown in Fig. 3 . In this instance, the gate-to-channel separation is taken to be 11 nm, i.e., below the upper delta doping layer, as this represents the double-gate recess etch developed for this technology, which is described later.
We have found the use of this nonalloyed process to be superior to a standard alloyed ohmic process for several reasons. First, the route by which conduction occurs between the ohmic metal and intrinsic gate region is less restricted with the DDD layer structures. Ordinarily for single doped layers, the alloying or thermal treatment of the ohmic metal provides a low-resistance route across the Schottky barrier at the cap/metal interface and the barrier layer of the material into the device channel. Current is then predominantly limited to flow vertically through this region and horizontally through the channel to the gate region, as the intrinsic impedance of the barrier layer of the material is large. As this impedance is minimized uniformly with the DDD material, transport will occur through the cap, barrier, and channel layers to the intrinsic gate region, substantially reducing the access resistance. These processes are illustrated in Fig. 4 .
Various other nonalloyed ohmic processes have also been demonstrated [9] - [11] , which often rely on more exotic or highly doped cap layers to promote better vertical conduction through the layers. By introducing additional doping to the barrier, however, we benefit from higher carrier concentration around the gate region for higher drive current and transconductance plus a suppression in the kink effect often observed in short gate length InP HEMT technology [12] .
In addition to device performance, uniformity of device operation is also improved with the use of the nonalloyed ohmic process [13] . By avoiding thermal treatment of the ohmic contacts, the gate level is performed prior to the ohmic level without concern for thermal degradation of the Schottky gate contact. For ultrashort gate length lithography, it becomes essential to pattern the gate profile onto a planar surface as opposed to between the ohmic contacts, thus avoiding potential resist thickness fluctuations that result from spinning gate resist between the ohmic contacts. As the self-aligned gate process relies on the ability to define the gate prior to the ohmic The 50-nm self-aligned and standard T-gate devices were fabricated using the following generic process flow, with only the physical separation between the gate and ohmic contacts differing for each.
Electron beam (e-beam) lithography using a Leica EBPG5-HR 100 e-beam tool was used to lithographically define each level of the fabrication process. Following definition of the marker level to allow alignment of further levels, the active geometry of each device was defined through orthophosphoric acid-based mesa etching. The T-gate level was then patterned on the planar isolated mesa using a PMMA/LOR/UVIII resist stack written at 100 keV. A double-gate recess process combining succinic and orthophosphoric acid-based etch steps was developed and tailored for the material at the 50-nm node. The details of this process are shown in Fig. 5 . Following recess etching, the gate profile was metallized with Ti:Pt:Au onto the etched surface of the InAlAs barrier layer. A scanning electron microscope (SEM) cross-sectional image of the resultant 50-nm gate and double recess is given in Fig. 6 . Following gate-level definition, a thin (45 nm) Au:Ge:Ni-based ohmic metallization was deposited to form the nonalloyed ohmic contacts. For the self-aligned devices, the ohmic metal was deposited across the gate, forming the source and drain contacts at a separation defined by the head of the gate (∼300 nm). For the standard device, the ohmic contact separation was set to 1.6 µm to emulate our typical device geometry. Finally, NiCr:Au coplanar waveguide bond pads were defined to allow on-wafer device characterization.
IV. DEVICE CHARACTERIZATION
DC characterization of the completed 50-nm self-aligned and standard devices was performed using an Agilent 4155 semiconductor parameter analyzer (SPA). The output response of both device types is given in Fig. 7 , with the extrinsic transconductance response for each shown in Fig. 8 . Extremely high drive current is observed for both types of device, with the self-aligned exhibiting an increase of ∼15% over the standard with an I ds close to 1.4 A/mm at a gate bias of +0.2 V. Both devices, however, demonstrate a similar threshold voltage of −0.68 V V gs . In addition, little kink is observed in the output characteristics for either device, which we attribute to a high carrier concentration within the vicinity of the gate as a result of using the DDD material. The self-aligned device is also found to outperform the standard when comparing the transconductance curves for each. A peak g m of 1.6 S/mm is measured for the standard device, compared to an extremely high figure of more than 1.9 S/mm for the self-aligned device, corresponding to an increase of ∼19% in g m by moving to a self-aligned gate structure. RF device characterization was performed through S-parameter data extraction from 24 MHz to 60 GHz using Picoprobe high-frequency probes and an Aritsu 360B vector network analyzer. Biasing of the two-finger 50-µm-wide devices was performed using the Agilent SPA. Linear extraction of the deembedded H21 device response at a decay rate of 20 dB/dec produced a cutoff frequency figure f T for each device type (Fig. 9) . These included an f T figure of 465 GHz for the standard device and 490 GHz for the selfaligned. Again, increased performance is observed with the self-aligned gate architecture.
V. DISCUSSION
Unsurprisingly, superior dc performance is observed with the self-aligned gate structure over that for the standard device due to reduced voltage drop across the device access regions. This appears to be equally beneficial when comparing the increase in drive current and transconductance for the two device types, whereas both exhibit similar threshold voltage. Measurement of the total access resistance for each using a recessed TLM technique indicated a normalized total resistance of 0.27 and 0.15 Ω · mm for the standard and self-aligned devices, respec- tively, i.e., a reduction of 0.06 Ω · mm in both the source and drain resistances. Thus, the total access resistance between ohmic contact and gate region is approximately halved under these conditions using the self-aligned structure. Avalanche breakdown of the self-aligned device is exacerbated, however, due to the increased field concentration through the device as a result of reduced source-gate-drain separation. This produced an on-state breakdown voltage of 1.3 V V ds for the self-aligned device compared to 1.6 V V ds for the standard. Comparison between the gate leakage current for the two device types across the bias ranges associated with peak transconductances, i.e., V ds up to 1.2 V and V gs to −0.5 V, is presented in Fig. 10 . The gate current, observed to be slightly larger with the self-aligned device and although entering the milliamperes per millimeter range at larger bias, does not demonstrate any sudden increase and remains a small fraction of the drain current (0.1% to 0.2%), suggesting no onset of impact ionization within this bias range.
Although the self-aligned process provides a significant increase in dc device performance, the benefits are not as pronounced when comparing the f T performance for the two types of device. The approximately 5% increase seen in f T , although significant, does not correspond to the expected increase when comparing the dc transconductances for the two devices, i.e., 1600 mS/mm and more than 1900 mS/mm. The suppression in the expected self-aligned device performance is therefore arguably due to the increase in parasitic fringing capacitance as a result of forming the ohmic contacts within close proximity to the gate, as otherwise the two types of device are identical. This is corroborated on inspection of the parasitic capacitance elements of the equivalent circuit device models. For the standard device, gate-to-source and gate-to-drain fringing capacitances are extracted to be 50 and 24 fF/mm, respectively. These are compared with those for the self-aligned of 72 fF/mm for gate-to-source capacitance and 34 fF/mm for gate-to-drain capacitance. These values represent an increase in gate-to-source fringing capacitance of 44% and in gate-to-drain fringing capacitance of 42% between standard and self-aligned gate devices. To better estimate the increase in gate fringing capacitance as a function of ohmic contact and T-gate separation, threedimensional capacitance simulation of the structure treating the gate as one electrode and the cap/ohmic as the other was performed using Fastcap2 software [14] . The geometry of the simulated structure was chosen to best emulate the source side of our 50-nm T-gate devices, i.e., a vertical ohmic contact to T-gate head separation of 15 nm with a 45-nm-thick ohmic contact and a 20-nm-deep, 30-nm-long recess etch (Fig. 11) . The aim of this simulation was not to calculate discreet values for the fringing capacitances for a given device geometry, but rather to better understand the trend in the increase in such capacitance as a function of ohmic contact-gate separation. The results of this simulation are shown in Fig. 11 . The simulated capacitance is shown normalized to that for a structure with an infinite gate to ohmic contact separation, i.e., that solely between the gate and doped cap layer in the absence of an ohmic contact. As the ohmic contact is brought closer to the gate, the additional fringing capacitance remains insignificant until at a separation of 100 nm, an increase of approximately 4% is observed. As the separation is reduced below 100 nm, more electric field lines begin to terminate on the ohmic contact, leading to higher capacitance until at a separation of 0 nm, i.e., that for the self-aligned gate structure, an increase of ∼36% is observed. Although this simulation considers only the effective capacitance through the air between gate and ohmic contact, we find considerable agreement with the increase in fringing capacitance extracted from our equivalent standard and selfaligned circuit data, i.e., an increase of ∼42% to 44%.
Although we have observed significant RF performance enhancement by adopting a self-aligned gate architecture at the 50-nm node, the potential performance increase when considering a shorter gate length device becomes questionable. As the intrinsic gate capacitance is reduced with the gate length, the magnitude of these fringing capacitances will arguably not scale with this reduction. Indeed, the use of ultrashort gate length processes often relies on a dielectric support layer between the gate and ohmic contacts/cap layer, leading to enhanced fringing capacitance due to the higher dielectric support material. Our simulation has suggested, however, that the majority of the increase in fringing capacitance will occur mainly with the ohmic contact within the 100-nm range from the gate. To maximize the performance of such an ultrashort gate length device, therefore, the ohmic contact with proper alignment could be situated just beyond this range, reducing the access resistance without introducing a substantial increase in gate fringing capacitance.
VI. CONCLUSION
By adopting a self-aligned T-gate process in conjunction with our nonalloyed ohmic process, 50-nm self-aligned and standard gate length devices have been fabricated and characterized. The significant performance improvement observed from reducing the proximity of the ohmic contacts to the gate has been demonstrated for a 50-nm gate length, with self-aligned gate devices exhibiting extremely high dc g m of more than 1900 mS/mm and an f T in the range of 490 GHz. Moreover, the slightly reduced RF performance compared to that expected for the self-aligned device is arguably due to the increase in parasitic fringing capacitance inherent to the device architecture. We conclude that for sub-50-nm gate lengths, high accuracy alignment of the ohmic contacts would result in the optimization of access resistance and gate fringing capacitance, leading to a maximization of the device RF performance.
